

Optimizing ATE resources for ATPG patterns

Background

ATPG patterns today often feature clock signals declared as extensions to default timing in STIL files. Hence, these clock signals use traditional ATE formats NRZ and RZ/R1. It would be desirable to optimize the clock format usage to RZ/R1 if feasible. An enhancement to the WDBconditioner enables clock signal timing optimization for ATE.

To illustrate the situation, consider the following example. The timing section of an example STIL file is shown in Figure 1. It can be seen that the signal called *TCK* (an input signal) has timing declared by the group *all inputs* and the TCK row. Hence TCK has STIL WaveformCharacters 01ZN (NRZ) and P (pulse-high). Given this information, it is not possible to optimize the timing to traditional RZ (off-low and pulse-high) given that another steady state level (1) is declared. Hence to correctly optimize requires an analysis of pattern to ensure that the 1 WaveformCharacter is not being used.

```
Timing {
WaveformTable " allclock launch capture WFT " {
    Period '100ns';
    Waveforms {
       "all inputs" { 0 { 'Ons' D; } }
       "all inputs" { 1 { 'Ons' U; } }
       "all inputs" { Z { 'Ons' Z; } }
       "all inputs" { N { 'Ons' N; } }
       "all outputs" { X { 'Ons' X; '39ns' X; } }
       "all outputs" { H { 'Ons' X; '39ns' H; } }
       "all outputs" { L { 'Ons' X; '39ns' L; } }
       "all outputs" { T { 'Ons' X; '39ns' T; } }
       "TCK" { P { 'Ons' D; '40ns' U; '70ns' D; } }
    }
 }
```

Figure 1: Timing section from a typical ATPG-generated STIL file.

Example Setup

Consider the following basic scenario shown below in Figure 2.




Figure 2: Typical ATPG translation scenario.

In order to optimize the clock signals, we will need to add an WDBconditioner stage. You can choose to optimize in-situ (replace WDB) or generate a new WDB. The scenario below in Figure 3 shows the later case (generate new WDB)




Figure 3: Example Scenario with WDBconditioner stage

The parameters can be chosen for desired operation:

WDBCONDITIONER Con	ditioner. Operation 2.					
use operation file?	NO					
operation:	TIMEPLATE_OPTIMIZE	\$				
source WDB 1:	wdb/stilin					
use dest WDB?	YES	\$				
destination WDB:	wdb/optimize					
remove unused tps?	NO	\$				
remove duplicate tps?	NO	\$				
remove unused tracks?	YES	\$				
optimize clock shapes?	YES	\$				

Figure 4: Parameters for WDBconditioner stage

remove unused tps?Selects whether the timeplate optimize operation will delete unused timeplates (tps).remove duplicate tps?Selects whether the timeplate optimize operation will delete duplicate timeplates.remove unused tracks?Selects whether the timeplate optimize operation will delete unused timeplate tracks.optimize clock shapes?Selects whether to convert non-sampled clock shapes into ATE format shapes.

Consider the above example shown in Figure 1. Using the Timing Editor to view the TimePlate derived from ATPG STIL Timing declaration for *allclock_launch_capture_WFT* is shown in Figure 5 is below. It can be seen that there two force timing tracks/rows for TCK – one a S and one a DUD shape. After running the scenario, using the Timing Editor to examine the optimized in Figure 6 below, it can be seen that the TCK signal now has only one timing tracks/rows – PSD (which maps to a "RZ" shape on most ATE systems, using only Timing Generator strobes). The WDBconditioner performed an analysis of the source WDB and determined that the "1/Z" tracks were not in use.

Further optimization can be obtained by *selecting remove unused tracks?* to YES.

Creating a set of timing and pattern files for the Ultraflex, it can be seen in the IG-XL Timing File that the format RL has been selected for the signal *TCK*. With the original DUD/NRZ shape, the SBL format would have been chosen to ensure that there was a transition at T1 time. See Figure 7.

TimePlate: <	launch_cap	ture_WFT		Period:	100ns						
wn: 8nS		Up: 10	OnS	D	elta: 92	2nS					
all_inputs	I - <mark>S1</mark>										
all_outputs	0 -			ĴQ1							
TCK I I SI											
тск	0 0] 01							
тск	IP										
	يسليسا	արոր	արարար		<u></u>			luurlu		minulu	m
elect/	5n5	15ns	25ns 35ns	5 45ns	55ns	65n5	75ns	85ns	95ns	105n5	
Drag Insert	Ins	ណ៍	M -								
	\leq										

Figure 5: Timing Editor showing STIL file

	Timing E	dit	0	: /home/dleslie/Demo/Orbitx_demos/1_STILoptimize/wdb/optimize							
	File Edit	Ti	me	Plate View Options							
		<1	ແມ	nch_capture_WFT 🗾 🥥 🔎 Period: 100nS							
D	own: 7nS		_	Up: 100nS Delta: 93nS							
P	all_inputs	I	-	S1							
	all_output:	s 0	-	Ĵą1							
	тек	0	0	Įol							
	тск	I	P	P 51							
	Select/ Inse			5n3 15n5 25n5 35ns 45n3 55n3 65ns 75n5 85ns 95n3	105ns						
L	Drag Inse			Ins WY J Carter							
					\land						

Figure 6: Timing Editor showing TimePlate with optimized shape choice for TCK

ime Set	Period Name	Setup	Src	Fmt	0n	Data	Return
allclock launch capture WFT	=100*ns all inputs	i/o	PAT	NR	Θ	Θ	Θ
allclock launch capture WFT	=100*ns all outputs	i/o	PAT	NR	Θ	Θ	Θ
allclock_launch_capture_WFT	=100*ns TCK	i/o	PAT	RL	Θ	=40*ns	=70*ns

Figure 7: Partial Ultraflex Timing File with the RL format highlighted on signal TCK (edited for clarity)